


Instaview Display  
Logic Diagrams



DIRIEZ-1-B  
MADE IN U.S.A. - GEC 54V  
COMPUTERVISION CORP. © 1978  
BEDFORD, MA

Document control number: 35- 00251

Name \_\_\_\_\_

## **Instaview Display Logic Diagrams**

### **COMPANY CONFIDENTIAL**

The information and drawings contained herein are the sole property of Computervision Corporation. Use of this document is reserved exclusively for Computervision personnel. Reproduction of this matter in whole or in part is forbidden without the express written consent of Computervision.

## **Table of Contents**

### ***Tablet Power Supply***

**Keltron:**

**VC923-001 (1 sheet)**

**VC923-S01 (1 sheet)**

**Power-One, Inc:**

**16113 (1 sheet)**

**Power Supplies, Incorporated:**

**PSI 1170A (1 sheet)**

### ***Tablet Controller Board (Revision T)***

**DS23E117 (9 sheets)**

### ***Video Mixer Board (Revision Z)***

**DS23E137 (6 sheets)**

### ***Surface Grid Board (Revision A)***

**DS23E112 (2 sheets)**

### ***Image Control Unit (Revision C)***

**CS23E512 (1 sheet)**

### ***Pen (Revision B)***

**CS20E2236 (1 sheet)**

### ***Puck (Revision E)***

**CS20E2068 (1 sheet)**

### ***Video Pattern Generator (Revision C)***

**BS23E717 (3 sheets)**

**Tablet Power Supply**

Keltron: Outline and Schematic


Power-One, Inc: Schematic

Power Supply, Incorporated: Schematic

NOTE: 2.07 1000 1000 1000 1000

1000 1000 1000 1000

LTR	REVISION	DATE
A	PC MODULE ADDED TO TOP VIEW	6-23-78




- NOTES:
- 1- ALL DIMENSIONS ARE SHOWN IN INCHES.
  - 2- ALL AC INPUT POWER CONNECTIONS TO THE FUSE, SWITCH AND TRANSFORMER ARE COVERED WITH SLEEVING FOR SAFETY PROTECTION.
  - 3- THE DC OUTPUT CONNECTOR IS AN AMP #1-380991-0.
  - 4- THE CONNECTOR PIN ASSIGNMENTS ARE:
 

1- +5VDC	6- +12VDC
2- +5VDC	7- 12V RETURN
3- 5V RETURN	8- 12V RETURN
4- 5V RETURN	9- CHASSIS
5- +12VDC	10- -12VDC

<small>UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES</small> MACHINE FINISHES TOLERANCES ON FRACTIONS DECIMALS ANGLES $\frac{1}{2}$ .005 $\frac{1}{2}$		 <b>KELTRON CORPORATION</b> <small>225 Crescent St., Waltham, Mass. 02154 (617) 894-0525</small>
FINISH: BLACK ANODIZE MATERIAL: ALUM. .12 THK 5052-H32		
MODEL MPC3S106 POWER SUPPLY PROPOSED OUTLINE DRAWING		DRAWING NUMBER <b>VC923-001</b>
DATE 11-22-77 APPD AEE DATE 11-22-77	DATE 11-22-77 SCALE FULL	

LTR	REVISION	DATE
1	REMOVE WIRE TO OUTPUT CONNECTOR PIN # 9	2-6-79
2	ADD R34 120 OHM	5-10-79



**NOTES:**

1. ALL RESISTOR VALUES ARE IN OHMS UNLESS MARKED OTHERWISE.
2. ALL RESISTORS ARE RATED 1/2 W UNLESS NOTED OTHERWISE.
3. ALL CAPACITORS VALUES ARE IN MICROFARADS.
4. FOR 115VAC OPERATION, THE PRIMARY WINDINGS ARE CONNECTED IN PARALLEL WITH A JUMPER FROM TRANSFORMER PIN # 1 TO PIN # 3 AND AN OTHER JUMPER FROM PIN # 2 TO PIN # 4.
5. FOR 230VAC OPERATION, THE PRIMARY WINDINGS ARE CONNECTED IN SERIES WITH A JUMPER FROM TRANSFORMER PIN # 2 TO PIN # 3.

UNLESS OTHERWISE SPECIFIED  
DIMENSIONS ARE IN INCHES

MACHINE FINISHES

TOLERANCES ON

FRACTIONS	DECIMALS	ANGLES
XX ±	JXX ±	±
	JXX ±	

PRINTED:

MATERIAL:


**k KELTRON CORPORATION**

MODEL MPC35106 POWER SUPPLY SCHEMATIC DIAGRAM

DR J.P.	CHK W.E. LONGER	DRAWING NUMBER
DATE 22 MAY 78	DATE 6-7-78	VC923-S01
APPD	SCALE	
DATE		

This drawing and specifications, herein, are the property of POWER-ONE INC. and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
	A	PROTO CLEAN-UP	2/21/79	Z.F.
	B	ADDED J1	8-13-79	K.C.
2274	C	R82 WAS 151-10411	10/27/79	K.C.
2541	D	ADDED NOTE TO SCHEMATIC #16113	12-13-79	K.C.
4438	E	ADDED HARDWARE LIST	1-14-81	K.C.



QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	STD P/N
		C1, 2	2200/35 CAPACITOR ALUM ELECT	102-10100
		C3		
		C5, 7	100/35	101-10110
		C8	16000/15	102-10096
		C10	220-16	101-10107
		C11	1/50 ALUM ELECT	101-10111
		C4	.001/100 MYLAR	104-10093
		C6	.003-100	104-10092
		C9	.01/100 CAPACITOR MYLAR	104-10095
		CR1, 2, 3, 4, 6, 8, 9	AE1C DIODE 1A 200V	111-10251
		CR10, 11	MR750 22A 50V	111-10256
		CR12	IN752A ZENER	112-10006
		CR13	AF3B DIODE 3A 100V	111-10252
		SCR1	50508LS3 SCR 50V 8A	160-10013
		Q1, 3	2N2907A TRANSISTOR	172-10248
		Q2, 4	12500-3	171-10261
		Q6	12505-2	171-10262
		Q5	2N6551 TRANSISTOR	172-10249
		U1, 2, 3	LM723 I C VOLTAGE REGULATOR	130-10287
		R1	1.6K RESISTOR 1/2W 5% CF	151-10370
		R2, 5, 7, 8, 20, 36	330Ω	151-10353
		R4	750Ω	151-10362
		R6, 9, 10	4.7K	151-10381
		R17, 12	150Ω	151-10345
		R24	47Ω	151-10333
		R21	1.5Ω	151-10302
		R26	2.7Ω	151-10305
		R27	22Ω	151-10325
		R28	2.2K	151-10373
		R25	470Ω	151-10357
		R30	3.9K	151-10379
		R35	82Ω 1/2W 5% CF	151-10339
		R13, 18	1.2K 1/2W 2% MF	152-10507
		R32, 31	2.4K	152-10514
		R34	2K 1/2W 2% MF	152-10512
		R3, 22	.56Ω 2W 10% BWH	158-10082
		R11, 16, 33, 29	2K RESISTOR POTENTIOMETER	154-20020
		J1	1-380991-0 CONNECTOR AMP	901-10323
		T1	16116 TRANSFORMER	082-16116
		P C B	16117 PRINTED CIRCUIT BOARD	505-16117
		CHASSIS	16114 CHASSIS	412-16114

1. RTV LARGE CAPS TOGETHER ON BOARD.  
**NOTES**

QTY	STD. P/N	DESCRIPTION	USED ON	LAST REFERENCE DESIGNATION USED	CP331
2	360-20018	SLEEVING, 18GA 7/8"	C8+, C8-	C 10	
1	350-10663	SCREW 6-32 X 1"	SCR1	SCR; T1	
1	402-13920	HEATSINK	SCR1	U 3	
2	321-10679	I.C. SOCKET, 14 PIN	U1, U2	U 3	
NOT USED					
R14, R15, R19, R23, CR5, CR7					
E1, E2					


TOLERANCE .XX = .030 .XXX = .010		CONTRACT NO.		CAMARILLO, CALIF. 93010 (805) 484-2806	
APPROVALS DRAWN: F. COORMAN CHECKED: [Signature] ENG. APP: [Signature]		DATE: 2-12-79		TITLE: SCHEMATIC	
FINISH		SIZE: D 54407		DRAWING NO.: 16113	
DO NOT SCALE DRAWING		SHEET / OF /		E	

## Tablet Controller Board

	<u>Sheet No.</u>
Block Diagram	
CPU	1
CPU Clock	1
Buffers	1
I/O Device Decoding	2
PROMs	2
PIO	2
CTC	2
Tablet and Puck Switch Inputs	3
Memory Decoding	3
Output Latches	3
RAM	4
ICU, Correction Switch Inputs	5
VGU Interface	6
VMB Connector	6
Stylus Tracking Logic	7
Surface Grid Wire Select	8
Surface Grid Wire Group	
Select	9
Parallel Output	10
Signal Glossary	







NOTES:  
1 UNLESS OTHERWISE SPECIFIED  
RESISTORS VALUES ARE IN OHMS


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVERSION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVERSION CORPORATION		T ECO# 4400 S ECO# 3649 R ECO NO. 3622 M ECO NO. 3280	T.C.B. SCHEMATIC SHT 1 OF 9 SHTS
MATERIAL PART NUMBER NEXT ASSEMBLY QTY	L22X004 A22E115	REVISED DESCRIPTION T.C.B. SCHEMATIC	DATE DWN NO. DS23E117 SHT 1 OF 9 SHTS
<b>COMPUTERVERSION CORP.</b> 200 BURLINGTON ROAD BEDFORD, MASS. 01730		DATE DWN NO. DS23E117 SHT 1 OF 9 SHTS	DATE DWN NO. DS23E117 SHT 1 OF 9 SHTS





① A0/H-A13/H

4A0-4A6, CAS/N, WR/L, AND RAS/N





DS23E117  
T

16K RAM

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORP. AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORP.		REVISIONS		DATE	
REV	DESCRIPTION	BY	DATE	REV	DATE
1	ISSUED FOR FAB	JCB	11/80	1	11/80
2	ISSUED FOR FAB	JCB	11/80	2	11/80
3	ISSUED FOR FAB	JCB	11/80	3	11/80
4	ISSUED FOR FAB	JCB	11/80	4	11/80
5	ISSUED FOR FAB	JCB	11/80	5	11/80
6	ISSUED FOR FAB	JCB	11/80	6	11/80
7	ISSUED FOR FAB	JCB	11/80	7	11/80
8	ISSUED FOR FAB	JCB	11/80	8	11/80
9	ISSUED FOR FAB	JCB	11/80	9	11/80
10	ISSUED FOR FAB	JCB	11/80	10	11/80
11	ISSUED FOR FAB	JCB	11/80	11	11/80
12	ISSUED FOR FAB	JCB	11/80	12	11/80
13	ISSUED FOR FAB	JCB	11/80	13	11/80
14	ISSUED FOR FAB	JCB	11/80	14	11/80
15	ISSUED FOR FAB	JCB	11/80	15	11/80
16	ISSUED FOR FAB	JCB	11/80	16	11/80
17	ISSUED FOR FAB	JCB	11/80	17	11/80
18	ISSUED FOR FAB	JCB	11/80	18	11/80
19	ISSUED FOR FAB	JCB	11/80	19	11/80
20	ISSUED FOR FAB	JCB	11/80	20	11/80
21	ISSUED FOR FAB	JCB	11/80	21	11/80
22	ISSUED FOR FAB	JCB	11/80	22	11/80
23	ISSUED FOR FAB	JCB	11/80	23	11/80
24	ISSUED FOR FAB	JCB	11/80	24	11/80
25	ISSUED FOR FAB	JCB	11/80	25	11/80
26	ISSUED FOR FAB	JCB	11/80	26	11/80
27	ISSUED FOR FAB	JCB	11/80	27	11/80
28	ISSUED FOR FAB	JCB	11/80	28	11/80
29	ISSUED FOR FAB	JCB	11/80	29	11/80
30	ISSUED FOR FAB	JCB	11/80	30	11/80
31	ISSUED FOR FAB	JCB	11/80	31	11/80
32	ISSUED FOR FAB	JCB	11/80	32	11/80
33	ISSUED FOR FAB	JCB	11/80	33	11/80
34	ISSUED FOR FAB	JCB	11/80	34	11/80
35	ISSUED FOR FAB	JCB	11/80	35	11/80
36	ISSUED FOR FAB	JCB	11/80	36	11/80
37	ISSUED FOR FAB	JCB	11/80	37	11/80
38	ISSUED FOR FAB	JCB	11/80	38	11/80
39	ISSUED FOR FAB	JCB	11/80	39	11/80
40	ISSUED FOR FAB	JCB	11/80	40	11/80
41	ISSUED FOR FAB	JCB	11/80	41	11/80
42	ISSUED FOR FAB	JCB	11/80	42	11/80
43	ISSUED FOR FAB	JCB	11/80	43	11/80
44	ISSUED FOR FAB	JCB	11/80	44	11/80
45	ISSUED FOR FAB	JCB	11/80	45	11/80
46	ISSUED FOR FAB	JCB	11/80	46	11/80
47	ISSUED FOR FAB	JCB	11/80	47	11/80
48	ISSUED FOR FAB	JCB	11/80	48	11/80
49	ISSUED FOR FAB	JCB	11/80	49	11/80
50	ISSUED FOR FAB	JCB	11/80	50	11/80
51	ISSUED FOR FAB	JCB	11/80	51	11/80
52	ISSUED FOR FAB	JCB	11/80	52	11/80
53	ISSUED FOR FAB	JCB	11/80	53	11/80
54	ISSUED FOR FAB	JCB	11/80	54	11/80
55	ISSUED FOR FAB	JCB	11/80	55	11/80
56	ISSUED FOR FAB	JCB	11/80	56	11/80
57	ISSUED FOR FAB	JCB	11/80	57	11/80
58	ISSUED FOR FAB	JCB	11/80	58	11/80
59	ISSUED FOR FAB	JCB	11/80	59	11/80
60	ISSUED FOR FAB	JCB	11/80	60	11/80
61	ISSUED FOR FAB	JCB	11/80	61	11/80
62	ISSUED FOR FAB	JCB	11/80	62	11/80
63	ISSUED FOR FAB	JCB	11/80	63	11/80
64	ISSUED FOR FAB	JCB	11/80	64	11/80
65	ISSUED FOR FAB	JCB	11/80	65	11/80
66	ISSUED FOR FAB	JCB	11/80	66	11/80
67	ISSUED FOR FAB	JCB	11/80	67	11/80
68	ISSUED FOR FAB	JCB	11/80	68	11/80
69	ISSUED FOR FAB	JCB	11/80	69	11/80
70	ISSUED FOR FAB	JCB	11/80	70	11/80
71	ISSUED FOR FAB	JCB	11/80	71	11/80
72	ISSUED FOR FAB	JCB	11/80	72	11/80
73	ISSUED FOR FAB	JCB	11/80	73	11/80
74	ISSUED FOR FAB	JCB	11/80	74	11/80
75	ISSUED FOR FAB	JCB	11/80	75	11/80
76	ISSUED FOR FAB	JCB	11/80	76	11/80
77	ISSUED FOR FAB	JCB	11/80	77	11/80
78	ISSUED FOR FAB	JCB	11/80	78	11/80
79	ISSUED FOR FAB	JCB	11/80	79	11/80
80	ISSUED FOR FAB	JCB	11/80	80	11/80
81	ISSUED FOR FAB	JCB	11/80	81	11/80
82	ISSUED FOR FAB	JCB	11/80	82	11/80
83	ISSUED FOR FAB	JCB	11/80	83	11/80
84	ISSUED FOR FAB	JCB	11/80	84	11/80
85	ISSUED FOR FAB	JCB	11/80	85	11/80
86	ISSUED FOR FAB	JCB	11/80	86	11/80
87	ISSUED FOR FAB	JCB	11/80	87	11/80
88	ISSUED FOR FAB	JCB	11/80	88	11/80
89	ISSUED FOR FAB	JCB	11/80	89	11/80
90	ISSUED FOR FAB	JCB	11/80	90	11/80
91	ISSUED FOR FAB	JCB	11/80	91	11/80
92	ISSUED FOR FAB	JCB	11/80	92	11/80
93	ISSUED FOR FAB	JCB	11/80	93	11/80
94	ISSUED FOR FAB	JCB	11/80	94	11/80
95	ISSUED FOR FAB	JCB	11/80	95	11/80
96	ISSUED FOR FAB	JCB	11/80	96	11/80
97	ISSUED FOR FAB	JCB	11/80	97	11/80
98	ISSUED FOR FAB	JCB	11/80	98	11/80
99	ISSUED FOR FAB	JCB	11/80	99	11/80
100	ISSUED FOR FAB	JCB	11/80	100	11/80

8 7 6 5 4 3 2 1




DS23E117

IMAGE CONTROL UNIT INPUTS  
X AND Y CORRECTION SWITCH INPUTS

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		REVISED			
DATE	BY	REV	DESCRIPTION	DATE	BY
PART NUMBER			QTY	SEE SHEET 1	
COMPUTERVISION CORP.				T.C.B. SCHEMATIC	
BEDFORD, MASS. 01790				DS23E117	
				SHT 5 OF 9 SHTS	





LDB0/H-LDB7/H


D/A CONVERTER  
 ADB0/H-ADB9/H

CURRENT RAMP GENERATOR  
 A/D CONVERTER

DS23E117

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		REVISION	
DATE	BY	REV	DESCRIPTION
PART NUMBER		QTY	
SEE SHEET 1			
COMPUTERVISION CORP.		SCALE	
300 BEDFORD ROAD		DWG NO.	
BEDFORD, MASS. 01790		DS23E117	
		SHT 7 OF 9 SHTS	





DS23E117  
T

**SURFACE WIRE SELECT**

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TECHNICAL DATA	
DRAWN BY: [ ]		DATE: [ ]	
CHECKED BY: [ ]		DATE: [ ]	
PART NUMBER: [ ]		NEXT ASSEMBLY: [ ]	
QUANTITY: [ ]		SCALE: [ ]	
OPERATION DATE: [ ]		DRAWING NO.: DS23E117	
REVISION NO.: [ ]		SHEET NO.: SHT 8 OF 9 SHTS	
SEE SHEET 1		SEE SHEET 1	
TITLE: T.C.B. SCHEMATIC		DRAWN BY: [ ]	
COMPUTERVISION CORP.		BEDFORD, MASS. 01730	



## TCB SIGNAL GLOSSARY

ADB0:ADB9	Analog-to-digital bits — carries analog-to-digital converter data to low data bus.	CAS/N	Column address strobe — from gated RAMSEL and MREQ signals (+30ns delay) to strobe column address from memory address multiplexer into RAM.
ADCLK/P	Analog-to-digital clock — from Z80-CTC; derived from system clock (CLK/P) to clock successive approximation register (approximately 1.25 MHz).	CC/L	Conversion complete — from successive approximation register to LDB6 to indicate that the analog-to-digital conversion is complete.
ADST/N	Analog-to-digital start — start pulse for analog-to-digital converter; conversion begins after rising edge.	CLK/P	Clock — from crystal oscillator to CPU and PIO to synchronize internal operations (frequency is 2.4576).
ADHSEL/L	Analog-to-digital converter high byte select — from I/O decoder to enable the high byte of the analog-to-digital converter onto the low data bus.	CLK1/P	Clock 1 — pulse from TCB clock CLK/P to VMB connector J7 to synchronize DMA operation.
ADLSEL/L	Analog-to-digital converter low byte select — from I/O decoder enabling analog-to-digital converter to send the pen location information (low byte of analog-to-digital converter) onto the low data bus to the CPU.	CLK2/P	Clock 2 — pulse from TCB clock to synchronize CTC and surface scan samples.
A0:A15/H	Address 0:15 — address bus from CPU that is used for addressing. 0:15 are used for addressing the RAM; 0:10 for addressing the ROM; 11 and 12 for selecting the ROM; and 0:7 for addressing I/O devices.	CONTINUE	Continue — from pseudo-control panel to continue CPU operation at point where it was interrupted by depression of HALT button.
BUSAK/L	Bus acknowledge — from TCB CPU to indicate to the requesting device that the address bus, data bus and control signals are at a high-impedance state and able to be controlled by the requesting device.	CORSEL/L	Correction switch select — from I/O decoder to enable X or Y correction DIP switch pack data onto low data bus.
BUSOFF/L	Bus off — forces address bus, data bus, and control signals to a high-impedance state so that an external device can take control of them. Used by the VMB direct memory access circuitry to grab bytes from the TCB RAM.	CTCSEL/L	Counter timer circuit select — from I/O decoder to enable CTC to accept or output data on low data bus.
BUSRQ/L	Bus request — from device to CPU to request that the address bus, data bus and control signals go to a high-impedance state so that the device can control them.	DIAG/L	Diagnostic mode — from pseudo-control panel to select ROM 4 (diagnostic mode) instead of ROM 1 at addresses 0 though 7FF (hex).
BUSY/L	Busy — from CPU (HDB2) to indicate that coordinate data at the parallel output latches is not ready.	DIALED/L	Diagnostic LED — from diagnostic flip-flop (affected by RESET, DIASEL or DIAG) to indicate that the TCB is in diagnostic mode.
		DIASEL/L	Select diagnostic versus system ROM — from I/O decoder to clock bit 0 of high data bus into flip-flop 2K to select either system ROM (HDB0=H) or diagnostic ROM (HDB0=L).
		DMAON/H	Direct memory access on — from VMB to indicate that the VMB is performing direct memory access operation to display text. CPU performs puck-trading measurements only when DMAON is low.

DR/N Data ready — from CPU (HDB0) to parallel output port to indicate that coordinate data is ready at the coordinate output latches.

DSR/L Data set ready — PCI status register bit indicating to the CPU that the VGU is busy (H) or done (L).

DTR/L Data terminal ready — output from PCI used to indicate that the TCB is ready to receive VGU data. DTR turns off IAMBUSY when high.

EXTCLR/N External clear — input to parallel output port.

FLAG1:FLAG3/H FLAG (1:3) — control information from CPU (HDB <5:7>) to the parallel output port.

FPB1:FPB8/L Function pad buttons — from function pad (ICU) to carry function pad button data onto low data bus when selected by FPSEL.

FPD1:FPD4/L Function pad diodes — from CPU over high data bus to function pad (ICU) LEDs via latch 9D.

FPMUX0:FPMUX7/L Function pad multiplexer — from function pad (ICU) to carry function pad switch data onto low data bus when selected by FPSEL.

FPSEL/L Function pad select — from I/O decoder to enable function pad (ICU) data onto low data bus to CPU.

GROUP0:GROUP3/H Group <0:3> — from CPU (HDB<4:7>) via latch 5L to select one of the 16 groups of surface wires on the tablet.

HALT/L Halt — from pseudo-control panel to interrupt CPU.

HDBOFF/L High data bus off — impedes data flow from CPU onto high data bus.

HDB0:HDB7/H High data bus <0:7> — unidirectional tristate bus connecting the CPU with the indicator light and LED latches, sample control latch, wire select latch, and parallel output circuit.

IAMBUSY/L I am busy — busy signal sent by TCB to VGU to inhibit data transfer from VGU to TCB.

INDSEL/L Indicator light select — from I/O decoder to enable HDB0:7 to be displayed on LEDs by latch 9C.

INH/N Inhibit — input to parallel output port.

INIT/N Initialize — from CPU (HDB1) to provide an initialize signal at the parallel output port.

INT/L Interrupt request — from I/O devices to indicate to the CPU that the device needs service.

IORQ/L Input/output request — from CPU to indicate that the low order byte of the address bus (A <0:4>) holds a valid I/O address for an I/O read or write operation. Also indicates that an interrupt response vector can be placed on the data bus when an interrupt is being acknowledged (with M1).

IPLERR/H Current pulse error — indicates to CPU that a current ramp has been commanded but did not occur. Set high by RSTINT at start of a wire sample. Set low by presence of surface current at falling edge of STRAMP.

IPLOFF/H Current pulse off — from the IPLOFF flip-flop 10L (clocked set by the IPLOFF comparator 10N when it senses that current has been on for more than 20  $\mu$ sec) to disable the group select decoder 2L, shutting off current to the surface. Also sends a reset pulse to the CPU.

IPULS/A Current pulse select — from current ramp generator to transistor switches. This is the wire pulse to the surface PC board.

KBDRDY/H Keyboard ready — from PIO to indicate that the A port is empty and ready to receive data.

KBDSTB/N Keyboard strobe — from keyboard to load data on keyboard bus (KBD 0:7) into PIO A port.

KBD0:KBD7/H Keyboard bus <0:7> — unidirectional tristate bus that is the data from keyboard to PIO.

LKB0:LDB7/H Low data bus — bidirectional, tristate bus connecting the CPU with its memories and peripherals.

LEDSEL/L LED select — from I/O decoder to enable HDB0:7 to be displayed on the function pad (ICU) and stylus.

M1/L Machine cycle 1 — from CPU to indicate that the current machine cycle is the operation code fetch cycle of an instruction execution. Also occurs with IORQ to indicate an interrupt acknowledge cycle. Used as a synchronization pulse to control certain CTC and PIO operations. Also used by DMA logic on VMB.

MREQ/L Memory request — indicates that the address bus holds a valid address for a memory read or write operation. Generated by the CPU and by the DMA logic on the VMB.

NMI/L Non-maskable interrupt — causes CPU to go to location 006616 for NMI service routine.

PCICLK/P Programmable communications interface clock — clocks the PCI receiver, transmitter and busy flip-flop. Generated by channel 1 of the CTC (approximately 76.8 kHz).

PCISEL/L Programmable communications select — from I/O decoder to enable the PCI. Indicates that data lines to PCI are valid for write operation, or enables PCI to put status or data onto the LDB for a read operation.

PDSSEL/L Puck and DIP switch select — from I/O decoder to enable LDB 0:7 to carry DIP switch contents (location 8A) to CPU.

PIOSEL/L Parallel input/output controller select — from I/O decoder to enable PIO to accept data bus contents or to output onto the data bus (LDB).

PROX/L Proximity — control information from CPU (HDB1) to parallel output port.

PTRRDY/L Printer ready — from PIO to indicate that B-port register is full and ready to output data.

PRTSTB/N Printer strobe — to PIO from printer to acknowledge that data has been accepted by the printer.

PTR0:PTR7/H Printer <0:7> — unidirectional buffered bus that transfers data from the PIO B port to the printer.

PUKD1,PUKD2, PUKD4/L Puck indicator LEDs — from CPU (HDB) to stylus LEDs, to turn on and off the LEDs.

PUKSIG/A Puck signal — from stylus, used to calculate digitize position.

PUKS1:PUKS5/L Puck switches <1:5> — from stylus switches to CPU to indicate stylus switch positions.

RAMSEL/L RAM select — from memory decoder (produced by A14/H and A15/H both high, or RFSH); gated with MREQ to produce the row address strobe (RAS) to the RAM.

RANGE/H Range — control information from the CPU (HDB0) to the parallel output port.

RAS/N Row address strobe — from gated RAMSEL and MREQ signals to strobe row address from memory address multiplexer into RAM.

RDV DAT/H Receiver data — serial data input to PCI receiver register from VGU.

RD/L Read — enables data strobed out of RAM onto low data bus (<0:7>). Transfers data from PIO, CTC and PCI to CPU (with other signals) via the low data bus. Clocks parallel output data onto low data bus (7,0:2) to CPU. Activated by CPU and by VMB DMA logic.

RESET/L Reset — from psuedo-control panel or signal (IPLOFF) to reset the CPU, CTC, PCI and ROM-select flip-flop. Forces the PC in the CPU to zero and initializes the CPU. CPU address and data busses are forced to a high-impedance state, control signals are inactive, and refresh does not occur during reset time.

RFSH/L Refresh — indicates that the lower 7 bits of the address bus contain a refresh address (originates at the CPU).

RMTGR/N Remote trigger — external control signal to the parallel output port, transferred to the CPU via LDB 7.

ROMOFF/L ROM off — from expansion port (VMB) to disable ROMs when an external program is being used (usually inactive).

ROM1SL:ROM4SL/L ROM 1:4 select — from ROM address decoder to enable ROM specified by A <11:12>.

RSTINT/L Reset integrator — controls the FET which resets the integrate and hold circuit to zero volts.

RTS/L Request to send — from PCI to force IAMBUSY active to the VGU (controlled by TCB CPU).

**RXRDY/L** Receiver ready — indicates that PCI receiver holding register has data for CPU. Goes inactive when data is read.

**SAMP/L** Sample — controls the integrate and hold input gate. A low closes the switch to allow integration to occur; a high opens the switch to cause the integrate and hold op amp to hold its current value until RSTINT or STSAMP occurs.

**SCSEL/L** Sample control latch select — from I/O decoder to clock into sample control latch data for addressing and sampling wires.

**STOP/L** Stop — from VMB to hold clock CLK/P low (used by VMB DMA circuitry).

**STRAMP/H** Start ramp — controls current ramp. A high causes the current pulse to occur; a low resets the current ramp generator.

**TRDATA** Transmitter data — serial data from PCI transmitter to VGU.

**URBUSY** You are busy — busy signals sent by VGU to TCB to synchronize data transfer, and so that data is sent to VGU only when VGU is ready.

**WAIT/L** Wait — a synchronization signal that indicates to the CPU that the addressed memory or I/O device is not ready for data transfer (normally inactive).

**WIRSEL/L** Wire select — from I/O decoder to clock into wire address latch the address of surface wire to be sampled.

**WR/L** Write — clocks low data bus data from CPU into RAMs; clocks indicator and LED information on high data bus into latches; enables data from CPU on low data bus into PCI; clocks data on high data bus into sample control, wire select, and coordinate output latches.

**XAXIS/L** X axis — from sample control latch (HDB0) to select the X axis or Y axis wire groups.

**XCOR0:XCOR7** X axis correction <0:7> — from X axis DIP switches onto the low data bus to provide correction factors for coordinate determination routines.

**XOVFL/H** X overflow — control bit from CPU (HDB3) to parallel output port.

**YCOR0:YCOR7** Y axis correction <0:7> — from Y axis DIP switches onto low data bus to provide correction factors for coordinate determination routines.

**YOVFL/H** Y overflow — control information from CPU (HDB4) to parallel output port.

**ZAXIS/L** Z axis — control from CPU (HDB2) to parallel output port.

**04SEL/L** Select address 4 — enables lower byte of the X coordinate of the stylus (HDB<0:7>) at the parallel output port.

**05SEL/L** Select address 5 — from I/O decoder to enable high-order byte of X coordinate at the parallel output port.

**06SEL/L** Select address 6 — from I/O decoder to enable the low-order byte of the Y coordinate of the stylus at the parallel output port.


**07SEL/L** Select address 7 — from I/O decoder to enable the high-order byte of the Y coordinate of the stylus at the parallel output port.

**08SEL/L** Select address 8 — from I/O decoder to enable control information at parallel output port.

**09SEL/L** Select address 9 — from I/O decoder to output DR, INIT and BUSY to the parallel output port; gated with RD to enable control information bits (HDB 7,0:2) onto low data bus from output port.

## Video Mixer Board


	<u>Sheet No.</u>
Block Diagram	
TCB Connector	1
Power Connector	1
Control Latch	1
DMA Logic	1,2,5
Counters	2,5
Text RAMs	3
Character Generation Logic	3,5
Timing Logic	4
Black Clamp	6
Text Mixer	6
Signal Glossary	



**Video Mixer Board Simplified Block Diagram**







DMA TIMING LOGIC

HSYNC CONVERTER

HSYNC COUNTER


TEXT LINE COUNTERS

TEXT LINE COUNTERS  
HSYNC COUNTER  
DMA TIMING LOGIC  
HSYNC CONVERTER

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTATION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTATION CORPORATION		REVISION	DATE
REVISION	DATE	BY	DATE
1	01-01-80	V.M.B.	
2	01-01-80	V.M.B.	
3	01-01-80	V.M.B.	
4	01-01-80	V.M.B.	
5	01-01-80	V.M.B.	
6	01-01-80	V.M.B.	
7	01-01-80	V.M.B.	
8	01-01-80	V.M.B.	
9	01-01-80	V.M.B.	
10	01-01-80	V.M.B.	
11	01-01-80	V.M.B.	
12	01-01-80	V.M.B.	
13	01-01-80	V.M.B.	
14	01-01-80	V.M.B.	
15	01-01-80	V.M.B.	
16	01-01-80	V.M.B.	
17	01-01-80	V.M.B.	
18	01-01-80	V.M.B.	
19	01-01-80	V.M.B.	
20	01-01-80	V.M.B.	
21	01-01-80	V.M.B.	
22	01-01-80	V.M.B.	
23	01-01-80	V.M.B.	
24	01-01-80	V.M.B.	
25	01-01-80	V.M.B.	
26	01-01-80	V.M.B.	
27	01-01-80	V.M.B.	
28	01-01-80	V.M.B.	
29	01-01-80	V.M.B.	
30	01-01-80	V.M.B.	
31	01-01-80	V.M.B.	
32	01-01-80	V.M.B.	
33	01-01-80	V.M.B.	
34	01-01-80	V.M.B.	
35	01-01-80	V.M.B.	
36	01-01-80	V.M.B.	
37	01-01-80	V.M.B.	
38	01-01-80	V.M.B.	
39	01-01-80	V.M.B.	
40	01-01-80	V.M.B.	
41	01-01-80	V.M.B.	
42	01-01-80	V.M.B.	
43	01-01-80	V.M.B.	
44	01-01-80	V.M.B.	
45	01-01-80	V.M.B.	
46	01-01-80	V.M.B.	
47	01-01-80	V.M.B.	
48	01-01-80	V.M.B.	
49	01-01-80	V.M.B.	
50	01-01-80	V.M.B.	
51	01-01-80	V.M.B.	
52	01-01-80	V.M.B.	
53	01-01-80	V.M.B.	
54	01-01-80	V.M.B.	
55	01-01-80	V.M.B.	
56	01-01-80	V.M.B.	
57	01-01-80	V.M.B.	
58	01-01-80	V.M.B.	
59	01-01-80	V.M.B.	
60	01-01-80	V.M.B.	
61	01-01-80	V.M.B.	
62	01-01-80	V.M.B.	
63	01-01-80	V.M.B.	
64	01-01-80	V.M.B.	
65	01-01-80	V.M.B.	
66	01-01-80	V.M.B.	
67	01-01-80	V.M.B.	
68	01-01-80	V.M.B.	
69	01-01-80	V.M.B.	
70	01-01-80	V.M.B.	
71	01-01-80	V.M.B.	
72	01-01-80	V.M.B.	
73	01-01-80	V.M.B.	
74	01-01-80	V.M.B.	
75	01-01-80	V.M.B.	
76	01-01-80	V.M.B.	
77	01-01-80	V.M.B.	
78	01-01-80	V.M.B.	
79	01-01-80	V.M.B.	
80	01-01-80	V.M.B.	
81	01-01-80	V.M.B.	
82	01-01-80	V.M.B.	
83	01-01-80	V.M.B.	
84	01-01-80	V.M.B.	
85	01-01-80	V.M.B.	
86	01-01-80	V.M.B.	
87	01-01-80	V.M.B.	
88	01-01-80	V.M.B.	
89	01-01-80	V.M.B.	
90	01-01-80	V.M.B.	
91	01-01-80	V.M.B.	
92	01-01-80	V.M.B.	
93	01-01-80	V.M.B.	
94	01-01-80	V.M.B.	
95	01-01-80	V.M.B.	
96	01-01-80	V.M.B.	
97	01-01-80	V.M.B.	
98	01-01-80	V.M.B.	
99	01-01-80	V.M.B.	
100	01-01-80	V.M.B.	

COMPUTATION CORP.  
200 BULLFINCH ROAD  
BEDFORD, MASS. 01730

DS23E137  
SHT 2 OF 6 SHTS




DS23E137  
Z

TEXT RAMS  
CHARACTER GENERATOR AND  
SHIFT REGISTER SCHEMATIC

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERSHOWN CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERSHOWN CORPORATION		REVISIONS	
MATERIAL		REV. NO.	
DRAWN		DATE	
CHECKED		DATE	
APPROVED		DATE	
PART NUMBER		QTY	
SEE SHEET 1		SEE SHEET 1	
COMPUTERSHOWN CORP.		DRAWN NO. DS23E137	
200 BURLINGTON ROAD SUITE 60 BEDFORD, MASS. 01730		SHT 3 OF 6 SHTS	





NOTES:  
 1. LATCH/N - WHEN USING 2102 RAMS, CUT ETCH BETWEEN E1 AND E2. THEN ADD A JUMPER BETWEEN E3 AND E2. REMOVE JUMPERS 8E-5 TO 8E-10 AND 6E-13 TO 6E-11. RESTORE CONNECTION BETWEEN 8E-5 AND 6G-11.

DS23E137

TEXT RAM ADDRESS COUNTERS  
 TEXT DOT COUNTER  
 CHARACTER COUNTER  
 DMA AND DISPLAY LOGIC

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		REVISION	
DATE	BY	NO.	DESCRIPTION
PART NUMBER		SEE SHEET 1	QTY
NEXT ASSEMBLY			
COMPUTERVISION CORP.		SCALE	DWG NO. DS23E137
BEDFORD, MASS. 01730		DATE	SHT 5 OF 6 SHTS



## VMB SIGNAL GLOSSARY

A<0:15>/H	Address — unidirectional address bus from DMA address counters to TCB RAMs.	DMAST/L	DMA start — from horizontal sync counter to set "enable I want the busses" flip-flop. DMAST synchronizes the first DMA transfer of each field in time for the beginning of the active video area.
A7/H	Address bit 7 — enable signal for control latch.	DOT/L	Dot — from parallel-to-serial converter to create text characters on the CRT.
BLUDOT/L	Blue dot — from dot gating logic to produce blue dots.	DOTCLK/NR	Dot clock — from oscillator to clock text dots out of parallel-to-serial converter.
BLUIN/AH	Blue in — video input from VGU to graphics/text mixer.	ENABUF/L	Enable buffers — from DMA logic to enable DMA address onto address bus.
BLUON/L	Blue on — from Z80 microprocessor (LDB<4>) to gate blue dots to text mixer.	EXSYNC/H	External synchronization — from oscillator logic to synchronize VMB with external signal.
BLUOUT/AH (BLUOUT/AL)	Blue out — Video output from VMB to monitor.	FOUR/L	Four lines — from Z80 microprocessor (LDB<0>). Addresses VMB ROM to indicate that only four lines of communication text are to be displayed.
BUSOFF/L	Bus off — from DMA logic to tristate the TCB address bus and control lines.	GRAPH/L	Graphics — from graphics control logic to control text mixer output.
CLAMP/H	Clamp — black clamp output that suppresses DC offset built up in coupling capacitors during a horizontal line.	GRNDOT/L	Green dot — from dot gating logic to produce green dots.
CLKAB/N	Clock A and B RAMs — produced by CLKI when MREQ is active and DMA flip-flop is set. CLKAB Resets the "I want the busses" flip-flop and produces RACKL.	GRNIN/AH (GRNIN/AL)	Green in — video input from VGU to graphics text mixer.
CLK1/P	Clock 1 — from TCB system clock to enable STOP and RD signals and produce DMA clock pulse (CLKAB and RACKL).	GRNON/L	Green on — from Z80 microprocessor (LDB<5>) to gate green dot to text mixer.
CTXOFF/L	Communication text off — from Z80 microprocessor (LDB<1>). Addresses VMB ROM to indicate that no communication text is to be displayed.	GRNOUT/AL (GRNOUT/AH)	Green out — video output from VMB to monitor.
CURSOR/H	Cursor — from text RAM (bit 7, MSB) via text latch to produce dots for text cursor.	HDBOFF/L	High data bus off — from DMA logic to tristate TCB high data bus.
CV/AL	Composite video — video signal from text mixer to sync stripper.	HLR/H	High line rate — from line rate detector to define the line rate.
DMAON/H	Direct memory access on — from VMB ROM to initiate DMA transfer. Also informs TCB that DMA is in progress.	HLR/L	High line rate — performs the same functions as HLR/H.

**HOR/N** Horizontal — from sync stripper to synchronize VMB logic with the beginning of each scan line.

**HOR1/P** Horizontal 1 — from sync stripper to synchronize VMB logic with the beginning of each scan line.

**HYSNC/L** Horizontal synchronization — from horizontal sync converter to synchronize VMB logic with the beginning of each scan line.

**IORQ** Input/output request — from Z80 microprocessor to clock the control latch and the DMA flip-flop.

**IWTB/H** I want the busses — generated by DMA logic to produce signals (HDBOFF, BUSOFF, STOP) that tristate TCB busses and stop TCB clock for DMA transfers.

**LATCH/N** Latch — from dot counter to clock text character into text latch every eight dots. LATCH also clocks the text RAM address counters, character counter and text-on flip-flop. LATCH is inverted to LOADPS/H to load the parallel-to-serial converter.

**LDB<0:7>/H** Low data bus — unidirectional bus that carries text data to VMB text RAMs and control data to control latch.

**LOADPS/H** Load parallel-to-serial converter — inverse of LATCH/N; clocks text character into parallel-to-serial converter and enables CURSOR/H into text cursor logic.

**LRCLK/L** Load RAM clock — produced by DMA logic (CLKAB) to clock text RAM address counters for DMA transfers.

**MIORQ/L** Memory or input/output request — produced when either MREQ or IORQ from the TCB are active. Clocks "I want the busses" flip-flop to begin DMA transfer.

**MREQ/L** Memory request — from TCB to indicate a memory cycle is in progress. Clocks DMA and "I want the busses" flip-flop. Also produced by VMB to enable DMA clock pulse (CLKAB).

**M1/L** Machine cycle 1 — from Z80 microprocessor to indicate that an op code fetch cycle is in progress. Disables control latch and prevents DMA cycles.

**RAMA<0:7>/H** RAM A address — unidirectional address bus to text RAM bank A.

**RAMAEO/L** RAM A output enable — from RAM output enable flip-flop to strobe data out of RAM bank A.

**RAMAWE/N** RAM A write enable — from RAM bank select circuit to strobe data into RAM bank A.

**RAMB<0:7>/H** RAM B address — unidirectional address bus to text RAM bank B.

**RAMBOE/L** RAM B output enable — from RAM output enable flip-flop to strobe data out of RAM bank B.

**RAMBWE/N** RAM B write enable — from RAM bank select circuit to strobe data into RAM bank B.

**RACLK/NR** Row address clock — produced by VSYNC or CLKAB to clock the DMA address counters.

**RALD/L** Row address load — from DMA logic to load first communication text address into DMA address counters.

**RAMOFF/L** RAM off — from character count logic to disable text RAM address counters; K input to text-on flip-flop.

**RD/L** Red — from DMA logic to enable TCB RAM data onto low data bus.

**REDDOT/H** Red dot — from dot gating logic to produce red text dots.

**REDIN/AH (REDIN/AL)** Red in — video input from VGU to graphics text mixer.

**REDON/L** Red on — from Z80 microprocessor (LDB<3>) to gate red dot to text mixer.

**REDOUT/AH (REDOUT/AL)** Red out — video output from VMB to monitor.

**RESET/L** Reset — from Z80 microprocessor to reset DMA flip-flop.

**ROWAD<0:3>/H** Row address — from horizontal sync counter to specify the row of dots in each text character that are to be displayed.

**STOP/L** Stop — from DMA logic to enable DMA cycle stealing by stopping TCB clock.







STXOFF/L	Status text off — from Z80 microprocessor (LDB<2>). Addresses VMB ROM to indicate that no status text is to be displayed.
TXTLIN/L	Text line — from the horizontal sync counter to indicate the beginning of a new text line (every 13 scan lines).
TXTOFF/L	Text off — from VMB ROM to turn off text as directed by Z80 microprocessor.
UFLOW/L	Underflow — from DMA address counters to indicate that last status text character has been transferred.
VSYNC	Vertical synchronization — from sync stripper to synchronize VMB logic with the beginning of each video field.
1.25 MHz/P	1.25 megahertz — from oscillator logic onto lock horizontal sync converter and internal sync generator.
15 MHz/P	15 megahertz — 15 megahertz clock pulse from oscillator logic for low line rate.
30 MHz/N	30 megahertz — 30 megahertz clock pulse from oscillator; divided to produce 15 megahertz pulse.
30 MHz/P	30 megahertz — 30 megahertz clock pulse that regulates VMB functions.
80CT/L	80 count — from the text RAM address counters to indicate that the 80th DMA transfer (one full text line) is complete.

**Tablet Surface Grid Board**

	<u>Sheet No.</u>
Y Position Wires	1
X Position wires	2

TOP VIEW OF TABLET SURFACE BOARD





WIRE-0-15 ②

DS23E112  
A

WIRES TO DETERMINE Y POSITION

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES DECIMAL XX .01 XXX .005 FRACTIONAL .0004 ANGULAR .005	
MATERIAL #		DWN S HOBBS 7-8 CHN P. BOUQUET DATE 10/1/79	
PART NUMBER DA23E110		TITLE TABLET SURFACE SCHEMATIC DIAGRAM	
COMPUTERVISION CORP. 801 BURLINGTON ROAD BEDFORD, MASS. 01730		DWG NO. DS23E112 SHT 1 OF 2 SHTS	

① WIRE-0-15



DS23E112  
A

WIRES TO DETERMINE X POSITION


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES INCHES FRACTIONAL DECIMAL		SEE SHT 1	
MATERIAL		FINISH		REVISION DESCRIPTION	
PART NUMBER		NEXT ASSEMBLY		DATE	
DA23E110		1		SCALE	
COMPUTERVISION CORP.		300 BURLINGTON ROAD ROUTE 42 BEDFORD, MASS. 01730		DWG NO DS23E112	
SIGNATURE		DATE		UNIT	
REMOVE ALL BURRS AND SHARP EDGES		SCALE		SHT 2 OF 2 SHTS	





Pen


LM318 PIN NOS.



AMPLIFIER BOARD

SWITCH BOARD

STANDOFF JUMPERS BETWEEN BOARDS




NOTES:  
1, PEND4 & PENS3 NOT USED ON "A" VERSION CVD.


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.				TOLERANCES DECIMAL XX ± .01 XXX ± .005 XXXX ± .0010 FRACTIONAL ± 1/64 ANGULAR ± 1°00'	
MATERIAL:	A20R3004	1		B	ECO #2425
	L20X3007	1	DRN T. Ribeiro 8-30-76	A	REL ECO 2340 (DR 3-77)
FINISH:	CA20E2235	REF	CHK 1/1 9-76	TITLE	
	CA20E2240	REF	ENGR DJT/MS 10-76	REVISION DESCRIPTION	
			PROJ 1/1 5-77	APPD DATE	
PART NUMBER NEXT ASSEMBLY QTY			SCALE		
COMPUTERVISION CORP. 201 BURLINGTON RD. (RT. 62) BEDFORD, MASS. 01730			NONE		
SIGNATURE DATE			DWG NO. CS20E2236		
REMOVE ALL BURRS AND SHARP EDGES			SHEET 1 OF 1 SHEETS		



**Puck**




CS20E2068  
E



THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL = ± .01 .XX = ± .005 .XXX = ± .010 FRACTIONAL = ± 1/64 ANGULAR = ± 1°00'		D	ECO #2270	-	1/27
				C	ECO #2156	-	1/76
				B	Release ECO2065	RED	1/3/76
				E	PER ECO #2837		1/7 Jul 1976
MATERIAL:				SYN REVISION DESCRIPTION			
FINISH:		L20X3007 1		CHK			
		L20X2007 1		ENGR R. Goulet 1/1/76			
		CA20E2065		PROJ. MANSFIELD 8/1/76			
PART NUMBER		NEXT ASSEMBLY		QTY		TITLE	
COMPUTERVISION CORP.		201 BURLINGTON RD. (RT. 62)		BEDFORD, MASS. 01730		SCALE NONE	
SIGNATURE		DATE		UNIT		DWS NO. CS20E2068	
REMOVE ALL BURRS AND SHARP EDGES				WT.		SHEET 1 OF 1 SHEETS	


**Video Pattern Generator**



S23E717  
C


VIDEO PATTERN GENERATION

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TO: DRAWING NO. ECO # 3496 DATE: 01/01/80 BY: J. J. BROWN CHECKED: J. J. BROWN APPROVED: J. J. BROWN TITLE: VPG SCHEMATIC DIAGRAM	
MATERIAL:		ISSUE:	1
FINISH:		REVISION DESCRIPTION:	VPG
PART NUMBER:	ES-23-12	SCALE:	1
NEXT ASSEMBLY:		DWG NO:	S23E717
COMPUTERVISION CORP. 801 BARRINGTON ROAD, SUITE 80 BEDFORD, MASS. 01730		UNIT:	SHT 1 OF 3 SHTS




NOTE ① ADD JUMPER WIRE FOR VIDEO OUT FROM J1-A TO CENTER TAP OF J1 BNC CONNECTOR.

② DO NOT INSTALL C8 WHEN USING SHORT 6 FOOT VIDEO CABLES. C8 MUST BE ADJUSTED FOR BEST COMPENSATION WHEN USING LONGER CABLE LENGTHS. VALUE SHOWN IS FOR 1000 FT.



VIDEO PATTERN GENERATION

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLEANCES DECIMAL XX -- 01 XXX -- 000 XXXX -- 0010 FRACTIONAL -- L/64 ANGULAR -- 90			
MATERIAL		DRN	H FRAMP	BYM	KEY/BOX DESCRIPTION
FINISH		CHK		TITLE	VPG
		ENR			SCHEMATIC DIAGRAM
PART NUMBER	NEXT ASSEMBLY	QTY	PROJ	SCALE	DRWG NO. S23E717
COMPUTERVISION CORP. 201 WASHINGTON ROAD BEDFORD, MASS. 01730		SIGNATURE	DATE	UNIT WT.	SHT 2 OF 3 SHTS



S23E717  
C

VIDEO PATTERN GENERATION

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TOLERANCES			
		DECIMAL			
		XX -- .01			
		XXX -- .001			
		XXXX -- .0001			
		FRACTIONAL -- 1/64			
		ANGULAR -- 100			
MATERIAL		DRN	H	FRM	REV/ISS
FINISH		CHK			APPD DATE
PART NUMBER		ENGR		TITLE	
NEXT ASSEMBLY		PROJ		SCALE	
CITY		MFG		DWG NO	
SIGNATURE		DATE		UNIT	
REMOVE ALL SUPPLIES AND SHARP EDGES		SCALE		SHT	
COMPUTERVISION CORP.		801 BARNBURY ROAD		ROUTE 82	
BEDFORD, MASS. 01730		SCALE		SHT 3 OF 3 SHTS	

**REMARKS FORM**

---

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications. All comments and suggestions become the property of Computervision.

---

TITLE: \_\_\_\_\_

Order No.: \_\_\_\_\_

---

TECHNICAL or EDITORIAL ERRORS (include page number):

---

SUGGESTIONS FOR IMPROVEMENT:

---

FROM:  
(Please print)

NAME: \_\_\_\_\_ DATE \_\_\_\_\_

TITLE: \_\_\_\_\_

COMPANY NAME \_\_\_\_\_

ADDRESS \_\_\_\_\_

CITY \_\_\_\_\_ STATE \_\_\_\_\_ ZIP \_\_\_\_\_

*Please cut along this line*

C

.

.

C

C

C

.

.

C



## Table of Contents

### *Tablet Power Supply*

Keltron:

VC923-001 (1 sheet)

VC923-S01 (1 sheet)

Power-One, Inc:

16113 (1 sheet)

Power Supplies, Incorporated:

PSI 1170A (1 sheet)

### *Tablet Controller Board (Revision P)*

DS23E117 (10 sheets)

### *Video Mixer Board (Revision T)*

DS23E137 (8 sheets)

### *Surface Grid Board (Revision A)*

DS23E112 (2 sheets)

### *Image Control Unit (Revision B)*

CS23E512 (1 sheet)

### *Pen (Revision B)*

CS20E2236 (1 sheet)

### *Puck (Revision E)*

CS20E2068 (1 sheet)

### *Video Pattern Generator (Revision C)*

BS23E717 (3 sheets)

**Tablet Power Supply**


Keltron: Outline and Schematic

Power-One, Inc: Schematic

Power Supply, Incorporated: Schematic

This drawing and specifications, herein, are the property of POWER-ONE INC. and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
	A	PROTO CLEAN-UP	2/21/79	Z.F.
	B	ADDED J1	8-13-79	K.C.
2574	C	CR2 WAS 151-10411	10/22/79	K.C.
2541	D	ADDED NOTE TO SCHEMATIC*16113	12-13-79	K.C.
4438	E	ADDED HARDWARE LIST	1-14-81	K.C.




QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	STD P/N
		C1, 2	2200/35 CAPACITOR ALUM ELECT	102-10100
		C3		101-10110
		C5, 7	100/35	102-10096
		C8	16000/15	101-10107
		C10	220-16	101-10111
		C11	1/50 ALUM ELECT	104-10093
		C4	.001/100 MYLAR	104-10092
		C6	.003-100	104-10095
		C9	.01/100 CAPACITOR MYLAR	
		CR1, 2, 3, 4, 6, 8, 9	AEIC DIODE 1A 200V	111-10251
		CR10, 11	MR750 22A 50V	111-10256
		CR12	1N752A ZENER	112-10006
		CR13	AF3B DIODE 3A 100V	111-10252
		SCR1	5050BLS3 SCR 50V 8A	160-10013
		Q1, 3	2N2907A TRANSISTOR	172-10248
		Q2, 4	12500-3	171-10261
		Q6	12505-2	171-10262
		Q5	2N6551 TRANSISTOR	172-10249
		U1, 2, 3	140723 IC VOLTAGE REGULATOR	130-10287
		R1	1.6K RESISTOR 1/2W 5% CF	151-10370
		R2, 5, 7, 8, 20, 36	330Ω	151-10353
		R4	750Ω	151-10362
		R6, 9, 10	4.7K	151-10381
		R17, 12	150Ω	151-10345
		R24	47Ω	151-10333
		R21	1.5Ω	151-10302
		R26	2.7Ω	151-10305
		R27	2.2Ω	151-10325
		R28	2.2K	151-10373
		R25	470Ω	151-10357
		R30	3.9K	151-10379
		R35	82Ω 1/2W 5% CF	151-10339
		R13, 18	1.2K 1/2W 2% MF	152-10507
		R32, 31	2.4K	152-10514
		R34	2K 1/2W 2% MF	152-10512
		R3, 22	.56Ω 2W 10% BWH	158-10082
		R11, 16, 33, 29	2K RESISTOR POTENTIOMETER AMP	154-20020
		J1	1-380991-0 CONNECTOR	901-10823
		T1	16116 TRANSFORMER	082-16116
		P.C.B	16117 PRINTED CIRCUIT BOARD	505-16117
		CHASSIS	16114 CHASSIS	412-16114

TOLERANCE .XX = .030 .XXX = .010		CONTRACT NO.		POWER-ONE, INC. CAMARILLO, CALIF. 93010 (805)484-2806	
APPROVALS		DATE		TITLE	
DRAWN: F.ORMAN		6-12-79		SCHEMATIC	
CHECKED: J. L. L.		12-1-79			
ENG. APP: J. L. L.		12/1/79			
APPROVED					
MATERIAL		FINISH		DO NOT SCALE DRAWING	
NEXT ASSY		USED ON		APPLICATION	
CP331					
SIZE		CODE IDENT NO.		DRAWING NO.	
D		54407		16113	
SCALE				SHEET / OF /	

QTY	STD. P/N	DESCRIPTION	USED ON	LAST REFERENCE DESIGNATION USED
2	360-20018	SLEEVING 186A 7/8"	C8+, C8-	C 10 CR13 Q 6 R 35
1	350-10663	SCREW 6-32 X 1"	SCR1	SCR 1 T 1 U 3 E 3
1	402-13920	HEATSINK	SCR1	J 1
2	321-10679	I.C. SOCKET 14 PIN	U1, U2	NOT USED
				R14, R15, R19, R23, CR5, CR7

1. RTV LARGE CAPS TOGETHER ON BOARD.



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED

Note  
 115 VAC Jump 1-2  
 230 VAC Jump 2-3

ALL COMPONENT VALUES ARE TYPICAL  
 USE FOR REFERENCE ONLY

UNLESS OTHERWISE SPECIFIED  
 DIMENSIONS ARE IN INCHES  
 TOLERANCES ON  
 FRACTIONS DECIMALS ANGLES

MATERIAL:

FINISH:

DRAWING STARTED DATE  
 DRAWN H97 6-15-81  
 CHECKED J.S. 6/16/81  
 ENGR

**Power Supplies, Incorporated**  
 5 Brookside Drive - P.O. Box 447  
 Middletown, Connecticut 06455

**SCHEMATIC PSI 1170A**

SIZE CODE IDENT NO.  
 C 34050 12001

SCALE SHEET